Hi,
I've seen plenty of examples of how to stream data from the FPGA to a RT host VI.
I'm interested in doing the exact oposite. I have data, (SGL array) in a RT Host VI that i need to process on the FPGA.
Any pointers on how i can do this?
I've tried shared variables and a DMA FIFO with no luck.
-Eldrich