Hi
1) Can I do the calculation in the Host VI under RT target and only use the FPGA for reading input and writing on the output port?
2) Are there any issues of lack of resource or timing issues regarding to RT target?
3) If the answer of #2 is yes how can I simulate it before donlowding the program to the hardware?
Thanks