Is there a performance difference between reading several channels on a C-series module from a single FPGA I/O node, versus sending an array of I/O channel constants into a FOR loop where each I/O is read once per iteration (disregarding the FOR loop overhead - I am more concerned with scanned channel / read timing on the module)?